

Notice of References Cited

Application/Control No.

09/586,775

Applicant(s)/Patent Under
Reexamination
VINITZKY, GIL

Examiner

Chat C. Do

Art Unit

2124

Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,490,672 ✓	12-2002	Aizenberg et al.	711/211
	B	US-6,356,926 ✓	03-2002	Andre , Tore	708/404
	C	US-3,871,577 ✓	03-1975	Avellar et al.	708/404
	D	US-3,662,161 ✓	05-1972	Bergland et al.	708/404
	E	US-3,965,342 ✓	06-1976	Constant, James Nickolas	375/240.11
	F	US-3,704,826 ✓	12-1972	Constantin, Jean-Claude	708/404
	G	US-3,673,399 ✓	06-1972	Hancke et al.	708/404
	H	US-3,767,905 ✓	10-1973	Garde, Douglas	708/404
	I	US-5,838,377 ✓	11-1998	Greene, Richard	375/240.11
	J	US-4,899,301 ✓	02-1990	Nishitani et al.	708/404
	K	US-5,430,667 ✓	07-1995	Takano, Hideto	708/404
	L	US-3,617,720 ✓	11-1971	Gentleman, William M.	708/404
	M	US-5,091,875 ✓	02-1992	Wong et al.	708/404

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Danny, Simplified Control of FFT Hardware, December 1976, IEEE Transactions on Acoustics, Speech, and Signal Processing, pp 577-579.
	V	Leena et al., Hardware Implementation of FFT-8086 Based System, 1989, IEEE, page 507-510.
	W	Johnson, Conflict Free Memory Addressing for Dedicated FFT Hardware, 1992, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing Vol. 39, No. 5, pages 312-316.
	X	Gabor et al., High-Performance FFT Processing Using Reconfigurable Logic, 2001, IEEE, page 1353-1356.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited	Application/Control No. 09/586,775	Applicant(s)/Patent Under Reexamination VINITZKY, GIL	
	Examiner Chat C. Do	Art Unit 2124	Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Yingtao et al., Twiddle-Factor-Based FFT Algorithm with Reduced Memory Access, 2002, IEEE: Proceedings of the International Parallel and Distributed Processing Symposium, (total 8 pages).
	V	Yutai, An Effective Memory Addressing Scheme for FFT Processors, 1999, IEEE Transactions on Signal Processing, Vol. 47, No. 3, page 907-911.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.